|
Course
Description
Instruction set; data path and controller design for computers.
Design and analysis of a RISC processor including integer
and floating point pipeline design. Cache and virtual memory
design, interrupts and DMA.
Prerequisite
3
lecture hours
3 semester hours
|
